Abstract: Timing jitter of an OPLL based clock recovery is investigated. We demonstrate how loop gain, input and VCO signal jitter, loop filter bandwidth and a loop time delay influence jitter of the extracted clock signal.
Introduction
In high-speed optical communication systems, operating at 160 Gb/s and above, the clock extraction may be performed using Optoelectronic Phase-Locked Loop (OPLL). The performance of the Clock Recovery (CR) circuit can be evaluated by measuring the temporal accuracy of the recovered clock signal (timing jitter). Timing jitter analysis of electrical PLLs is a subject of great importance and a large amount of literature is available on this topic, see e.g. [1] . Possibly, the most general and rigorous treatment is that of Mehrotra [2] . However, compared to the electrical PLL, the loop length of an OPLL is longer due to pulse compression stages or fiber amplifiers. A time delay must therefore be included into the analysis. In this paper, we extend the analysis presented in [2] by including a time delay in our model equations and thereby analyzing the particularly interesting case to OPLL. The combined effect of the input OTDM data signal jitter, the VCO signal jitter and the time delay, on the extracted clock signal jitter, is investigated by using the model. Furthermore, we compute the minimum obtainable timing jitter of the extracted clock signal.
Model set-up
The set-up of the balanced OPLL based CR, on which we base our model, is shown in Figure 1 The total accumulated time delay, td, is schematically indicated to occur between the optical clock generating laser and the phase comparator, (P.C. In Figure 2 (a), Single-Side band to Carrier Ratio (SSCR) of the extracted 10 GHz clock signal, around the first harmonic (i.e. 10 GHz), is computed when the overall loop gain, 4, is varied from 10 radAlsV to 108 radA/sV. It is observed that the SSCR lays in-between two straight lines. These are contributions from the input OTDM data and VCO signal. Note that for low frequencies the clock SSCR follows the input OTDM data signal SSCR and for higher frequencies it follows SSCR of the VCO. The offset frequency, at which the SSCR of the clock signal starts to follow the SSCR of the VCO, corresponds to the bandwidth of the OPLL. This implies that the low frequency timing jitter is directly transferred from the input OTDM data signal to the clock signal, while the high frequency timing jitter of the clock signal originates from the VCO. In general, we are interested in reducing the high frequency jitter from the clock signal since it may result in a penalty when using the clock signal for optical gating.
As the overall loop gain, , is increased from l0 radAlsV to i05radA/sV, the SSCR of the clock signal becomes less and less influenced by the VCO signal. The sideband is pushed down and away. For sufiiciently large values of the overall loop gain, the SSCR of the clock signal will approach the SSCR of the input OTDM data signal. This is also shown in Figure 2 (b) where timing jitter of the extracted clock signal (jitter integration range: 1 Hz -5 GHz) is plotted as a function of the overall loop gain, ,, for input OTDM data signal jitter in the range from 71 fs to 800 fs (jitter integration range: 1Hz -80 GHz). Increasing 4 reduces timing jitter of the clock signal in general. As the overall loop gain is increased sufficiently, clock timing jitter approaches its minimum value. It is worth remarking that this minimum value corresponds to the input OTDM data signal jitter. However, when the input data signal jitter is relatively large, i.e. 800 fs, the minimum obtainable jitter of the clock signal is approximately I ps.
Timing jitter in the presence of time delay
The influence of time delay on the timing jitter of the extracted clock signal is investigated by looking at the SSCR of the extracted clock signal, Figure 3 (a), for zero and 300 ns time delay. Having a loop time delay of 300 ns (loop lengthe 60 m) is obtainable if having an EDFA in the loop. Notice that the SSCR of the extracted clock signal increases, around p gn the Sonn pa whe the time delay is 300 ns compared of the zeroTime delay case. This results in an increased timing jitter from 188 fs to 621 fs. In the presence of time delay, the behavior of the loop is very much dependent on the PI filter bandwidth [4] . We therefore need to investigate the timing jitter dependency of the time delay as the P1 filter bandwidth is varied. This is shown in Figure 3(b) . The clock jitter increases as the time delay is increased. However, this is most pronounced for the P1 filter bandwidth,fv, of 3 MHz and 5 MHz.
The loop's dynamical behavior becomes more unstable resulting in increased timing jitter as the time delay approaches its critical value, (nC=e27fbW). 
Conclusion
We have shown that the minimum clock signal jitter approaches the input data signal jitter when the input data signal jitter and the VCO jitter are relatively low. Increasing the loop length results in an increase in timing jitter as time delay approaches its critical value. The impact of time delay on the clock jitter can be reduced by using a low noise VCO and a low PI filter bandwidth. 6. Reference
